Modeling and Mitigation of Soft Errors in Nanoscale SRAMs