Projectagon-based reachability analysis for circuit-level formal verification