The Impact of Interface States on Sub-Threshold Leakage and Power Management in CMOS Devices and Circuits