Three-Dimensional Simulation Study Of Low Voltage (<100V) Superjunction Lateral Dmos Power Transistors