Systematic Design Methods for Efficient Off-Chip DRAM Access