Feasibilty Analysis For Hardware Acceleration Of Pattern Recognition Algorithms